blob: ad0f4fb5d4565da246df21f866e14eabf8a11050 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
# RAM - RAM Acts Magically
This is a cache and memory simulator for a custom ISA nicknamed "RISC V[ECTOR]". It uses a writeback and write allocate on a miss scheme. It also supports a configurable number of cache levels and ways (allowing creation of a direct mapped or fully associative cache). Additionally, it uses a least-recently used replacement policy.
## Dependencies
g++, CMake, and the following libraries are required to compile:
- cmake (tested with v3.30.3)
- g++ (tested with v11.4.0)
- catch2 (tested with v3.5.3)
## To run
Generate the build directory with
`cmake -S . -B build`
then compile both the simulator and tests with
`cmake --build build`
# about
Created at the University of Massachusetts, Amherst
CS535 -- Computer Architecture and ISA Design
|
