summaryrefslogtreecommitdiff
path: root/tests/cache_2_1.cc
blob: 191d5f26e2a29b1637892f31444fb0d0a27c7d92 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
#include "c11.h"
#include "cache.h"
#include "dram.h"
#include "storage.h"
#include <catch2/catch_test_macros.hpp>
#include <iostream>

/**
 * One way associative, two level
 * Assuming that each address is 14 bits (16384 word address space):
 * LEVEL1: OFFSET=2, INDEX=5(32), TAG=7
 * LEVEL2: OFFSET=2, INDEX=7(128), TAG=5
 */
class C21 : public C11
{
  public:
	C21() : C11()
	{
		this->c2 = new Cache(new Dram(this->m_delay), 7, 0, this->c_delay);
		this->c = new Cache(this->c2, 5, 0, this->c_delay);
	}

	Cache *c2;
};

// TEST_CASE_METHOD(C21, "store 32th, 33rd element in DELAY cycles",

TEST_CASE_METHOD(C21, "store 32th, 96th element in DELAY cycles, evict to level 2", "[2level_cache]")
{
	int r;
	signed int w;
	CHECK(expected == actual);

	w = 0x11223344;
	// delay + 1 due to internal logic, when mem
	// finishes handle_miss still returns 'blocked'
	this->wait_then_do(this->m_delay + (this->c_delay * 2) + 2, [this, w]() {
		return this->c->write_word(this->mem, w, 0b10000000);
	});

	r = this->c->write_word(this->mem, w, 0b10000000);
	CHECK(r);

	// check level 2
	// note this is write-back == no write
	actual = this->c2->get_data()[32];
	REQUIRE(expected == actual);

	// check level 1
	expected.at(0) = w;
	actual = this->c->get_data()[0];
	REQUIRE(expected == actual);

	// wait = evict
	this->wait_then_do(this->c_delay + 1, [this, w]() {
		return this->c->write_word(this->mem, w, 0b110000000);
	});

	// check level 2
	actual = this->c2->get_data()[32];
	REQUIRE(expected == actual);

	// read in line
	this->wait_then_do(this->m_delay + this->c_delay + 1, [this, w]() {
		return this->c->write_word(this->mem, w, 0b110000000);
	});

	expected.at(0) = 0;
	// perform write
	this->wait_then_do(this->c_delay + 1, [this, w]() {
		return this->c->write_word(this->mem, w, 0b110000000);
	});

	r = this->c->write_word(this->mem, w, 0b110000000);
	CHECK(r);

	// check level 2
	actual = this->c2->get_data()[96];
	REQUIRE(expected == actual);
	expected.at(0) = w;
	actual = this->c2->get_data()[32];
	REQUIRE(expected == actual);

	// check level 1
	actual = this->c->get_data()[0];
	REQUIRE(expected == actual);
}