blob: d3a1b937024a505479d8c09e29175dd5b90a2b70 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
// Simulator for the RISC-V[ECTOR] mini-ISA
// Copyright (C) 2025 Siddarth Suresh
// Copyright (C) 2025 bdunahu
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <https://www.gnu.org/licenses/>.
#ifndef WB_H
#define WB_H
#include "instrDTO.h"
#include "response.h"
#include "stage.h"
class WB : public Stage
{
public:
using Stage::Stage;
using Stage::advance;
private:
void advance_helper() override;
/**
* Performs the actual work of storing into a register.
*/
void write_handler();
/**
* Performs the actual work of processing a jump instruction.
*/
void jump_handler();
/**
* @return true if the current instruction is an R or I type and is not a
* STORE.
*/
bool should_write();
/**
* @return true if the current instruction is a J type and is not a push.
* STORE.
*/
bool should_jump();
};
#endif /* WB_H_INCLUDED */
|
