summaryrefslogtreecommitdiff
path: root/rva.asd
diff options
context:
space:
mode:
authorSiddarth Suresh <155843085+SiddarthSuresh98@users.noreply.github.com>2025-04-12 13:06:51 -0400
committerGitHub <noreply@github.com>2025-04-12 13:06:51 -0400
commitfc20e7e7276b712f1e8db773b9215f900e877169 (patch)
treecaecdd1499d2e391cd5bd2dcde3aebfade002a09 /rva.asd
parent5dbf0b63988b42c112ca0087cbbbb090566df5c1 (diff)
parent639098b1ea82be82bd18a4af415458fcbaf5e20b (diff)
Merge pull request #8 from bdunahu/bdunahu
Add write raw bytes stage
Diffstat (limited to 'rva.asd')
-rw-r--r--rva.asd2
1 files changed, 1 insertions, 1 deletions
diff --git a/rva.asd b/rva.asd
index 092fd44..b6b14d2 100644
--- a/rva.asd
+++ b/rva.asd
@@ -4,7 +4,7 @@
(asdf:defsystem #:rva
;; :author ""
;; :license ""
- :version "0.3"
+ :version "1.0"
:homepage "https://github.com/bdunahu/rva"
:description "Assembler for the RISC-V[ECTOR] mini-ISA."
:source-control (:git "git@github.com:bdunahu/rva.git")