summaryrefslogtreecommitdiff
path: root/README.md
diff options
context:
space:
mode:
Diffstat (limited to 'README.md')
-rw-r--r--README.md26
1 files changed, 15 insertions, 11 deletions
diff --git a/README.md b/README.md
index d48ce02..deadf9f 100644
--- a/README.md
+++ b/README.md
@@ -1,15 +1,19 @@
-# Risc V[ECTOR]
+# ram
-## Corresponding Assembler can be found here
-`https://github.com/bdunahu/rva`
+##
-## dependencies
-- cmake
-- g++ (GCC) 11.4.0
-- catch2 version 3.5.3
-- Qt version 6.8.2
+This is a cache and memory simulator for a custom ISA nicknamed "RISC V[ECTOR]". It uses a writeback and write allocate on a miss scheme, and supports a configurable number of cache levels and ways, with a least-recently used replacement policy.
+
+## Dependencies
+
+g++, CMake, and the following libraries are required to compile:
+
+- cmake (tested with v3.30.3)
+- g++ (tested with v11.4.0)
+- catch2 (tested with v3.5.3)
+
+## To run
-## to compile
Generate the build directory with
`cmake -S . -B build`
@@ -20,6 +24,6 @@ then compile both the simulator and tests with
# about
-University of Massachusetts, Amherst
-CS535 -- Computer Architecture and ISA Design
+Created at the University of Massachusetts, Amherst
+CS535 -- Computer Architecture and ISA Design