summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorbd <bdunahu@operationnull.com>2025-03-22 14:24:16 -0400
committerbd <bdunahu@operationnull.com>2025-03-22 14:24:16 -0400
commitdf2391b70b89f15be7932d18fa77f950fc452f31 (patch)
treef4a1791fd7e68e10547fe63352c8e280e59b7f32 /src
parent2416cce2eec7ecdf0587896620806c465747eada (diff)
Initialize clock_cycle
Diffstat (limited to 'src')
-rw-r--r--src/sim/controller.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/sim/controller.cc b/src/sim/controller.cc
index c6d1bff..8d48dc9 100644
--- a/src/sim/controller.cc
+++ b/src/sim/controller.cc
@@ -3,6 +3,7 @@
Controller::Controller(Storage *storage, bool is_pipelined)
{
+ this->clock_cycle = 0;
this->storage = storage;
this->is_pipelined = is_pipelined;
this->pc = 0x0;