index
:
RISC-VECTOR.git
master
A simulator for the custom RISC-V[ECTOR] ISA written in C++
bd
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
14 hours
Add ROTV instruction
bd
14 hours
Fix bug where vector registers were not cleared when length was 0
bd
17 hours
Stride load, stride store
bd
23 hours
Add I_VECT field type for SRDL, SRDS, with two vector reg 1 general
bd
24 hours
Remove I_VECT field types
bd
24 hours
Replaced STOREV with LOADV
bd
38 hours
Fix bug where too many vector elements were written back
bd
39 hours
Fix off-by-one in CEV equal
bd
39 hours
Fix overflow/underflow conditions in vector ops
bd
40 hours
Separate ex advance into methods handling different field types
bd
42 hours
Rename load/store vector to i_vector
bd
42 hours
Add type field to InstrDTO, required for next refactor
bd
43 hours
Fix issue where decode would overwrite raw bits while in use
bd
45 hours
Further small simplifications
bd
45 hours
Combine read_vec_guard and read_guard using templates
bd
45 hours
Fix other instances of the same bug
bd
45 hours
Fix new bug where s3 was not assigned with r type
bd
4 days
Use templates rather than two write guard methods
bd
4 days
Move is_logical_type and is_vector_type to instr.h
bd
14 days
Fix bug with pipeline blockage, swap DRAM delay to 100
bd
2025-04-27
Fix UI display to not be ridged
bd
2025-04-27
Fix push/pop instruction
bd
2025-04-27
Bug fixes
Siddarth-Suresh
2025-04-27
Basic register display
bd
2025-04-27
Add files for new RegisterView class
bd
2025-04-27
Merge remote-tracking branch 'origin/master' into vector_ext
bd
2025-04-27
WB and MEM changes for vectors
Siddarth-Suresh
2025-04-27
EX changes for LOADV and STOREV
Siddarth-Suresh
2025-04-27
LOADV Changes
Siddarth-Suresh
2025-04-26
Fix for load and store vector
Siddarth-Suresh
2025-04-26
Initial vector extension changes
Siddarth-Suresh
2025-04-25
Pass full DTO to GUI
bd
2025-04-24
Fix presumed bug with illegal types
bd
2025-04-24
Template files for vectors to override arithmetic operations
Siddarth-Suresh
2025-04-23
Rename Response.WAIT to READY, delete BLOCKED
bd
2025-04-23
Move dum class to tests folder
bd
2025-04-22
Remove 'type' field out of InstrDTO
bd
2025-04-22
Use a struct for InstrDTO
bd
2025-04-22
Remove subfolders
bd
2025-04-22
Remove the accessor object
bd
2025-04-22
Properly set condition codes for all operations sub SHIFTs
bd
2025-04-21
add RET instruction
bd
2025-04-21
Merge remote-tracking branch 'origin/master' into gui-next
bd
2025-04-21
Add licensing information
bd
2025-04-18
Display squashed, swap text entry to labels in stage view
bd
2025-04-18
Keep track of squashed instructions in DTO object
bd
2025-04-17
Add option to turn off pipeline
bd
2025-04-17
Fix the tests which could be fixed, delete others
bd
2025-04-17
HALT instruction... but it voids future stages' instructions
bd
2025-04-17
Functioning PUSH/POP
bd
[next]