index
:
RISC-VECTOR.git
master
A simulator for the custom RISC-V[ECTOR] ISA written in C++
bd
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
8 hours
Merge pull request #79 from bdunahu/bdunahu
HEAD
master
Siddarth Suresh
10 hours
Add ROTV instruction
bd
10 hours
Fix bug where vector registers were not cleared when length was 0
bd
12 hours
Stride load, stride store
bd
19 hours
Add I_VECT field type for SRDL, SRDS, with two vector reg 1 general
bd
20 hours
Remove I_VECT field types
bd
20 hours
Replaced STOREV with LOADV
bd
20 hours
Merge pull request #78 from bdunahu/bdunahu
Siddarth Suresh
34 hours
Fix bug where too many vector elements were written back
bd
35 hours
Fix off-by-one in CEV equal
bd
35 hours
Fix overflow/underflow conditions in vector ops
bd
36 hours
Separate ex advance into methods handling different field types
bd
37 hours
Rename load/store vector to i_vector
bd
38 hours
Add type field to InstrDTO, required for next refactor
bd
39 hours
Fix issue where decode would overwrite raw bits while in use
bd
41 hours
Further small simplifications
bd
41 hours
Combine read_vec_guard and read_guard using templates
bd
41 hours
Fix tests to use correct register indexes with vector addition
bd
41 hours
Fix other instances of the same bug
bd
41 hours
Fix new bug where s3 was not assigned with r type
bd
4 days
Use templates rather than two write guard methods
bd
4 days
Move is_logical_type and is_vector_type to instr.h
bd
12 days
Merge remote-tracking branch 'origin/master' into bdunahu
bd
12 days
Add screenshot of RISC V[ECTOR] to the README
bd
12 days
Merge pull request #77 from bdunahu/bdunahu
Siddarth Suresh
13 days
Fix vector register display from accessing oobs, REM instr display
bd
13 days
Merge pull request #76 from bdunahu/bdunahu
Siddarth Suresh
14 days
Fix bug with pipeline blockage, swap DRAM delay to 100
bd
14 days
Merge pull request #75 from bdunahu/dev-sid2
bd
14 days
Fix register display issue
Siddarth-Suresh
14 days
Merge pull request #74 from bdunahu/bdunahu
Siddarth Suresh
2025-04-27
version bump
bd
2025-04-27
Make cache generation more reasonable
bd
2025-04-28
Merge pull request #69 from bdunahu/vector_ext
bd
2025-04-27
Fix UI display to not be ridged
bd
2025-04-27
Fix push/pop instruction
bd
2025-04-27
Bug fixes
Siddarth-Suresh
2025-04-27
Basic register display
bd
2025-04-27
Merge remote-tracking branch 'origin/bdunahu' into vector_ext
bd
2025-04-27
Add files for new RegisterView class
bd
2025-04-27
Merge remote-tracking branch 'origin/master' into vector_ext
bd
2025-04-27
Adjust storage display size
bd
2025-04-27
WB and MEM changes for vectors
Siddarth-Suresh
2025-04-27
Make the storage display bigger
bd
2025-04-27
Make spinbox arrows invert colors when pressed
bd
2025-04-27
Make spinbox arrows visible
bd
2025-04-27
Fix styles
bd
2025-04-27
Use spinboxes to select cache levels
bd
2025-04-27
Report status correctly when steps have finished running
bd
2025-04-27
Merge pull request #68 from bdunahu/bdunahu
Siddarth Suresh
[next]