summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
11 hoursMerge pull request #79 from bdunahu/bdunahuHEADmasterSiddarth Suresh
Replace LOADV, STOREV, with strided load (SRDL), strided store (SRDS), add vector rotate (ROTV)
13 hoursAdd ROTV instructionbd
13 hoursFix bug where vector registers were not cleared when length was 0bd
15 hoursStride load, stride storebd
22 hoursAdd I_VECT field type for SRDL, SRDS, with two vector reg 1 generalbd
22 hoursRemove I_VECT field typesbd
23 hoursReplaced STOREV with LOADVbd
23 hoursMerge pull request #78 from bdunahu/bdunahuSiddarth Suresh
cleanup/fix existing vector extension
36 hoursFix bug where too many vector elements were written backbd
38 hoursFix off-by-one in CEV equalbd
38 hoursFix overflow/underflow conditions in vector opsbd
38 hoursSeparate ex advance into methods handling different field typesbd
40 hoursRename load/store vector to i_vectorbd
40 hoursAdd type field to InstrDTO, required for next refactorbd
42 hoursFix issue where decode would overwrite raw bits while in usebd
43 hoursFurther small simplificationsbd
44 hoursCombine read_vec_guard and read_guard using templatesbd
44 hoursFix tests to use correct register indexes with vector additionbd
44 hoursFix other instances of the same bugbd
44 hoursFix new bug where s3 was not assigned with r typebd
4 daysUse templates rather than two write guard methodsbd
4 daysMove is_logical_type and is_vector_type to instr.hbd
12 daysMerge remote-tracking branch 'origin/master' into bdunahubd
12 daysAdd screenshot of RISC V[ECTOR] to the READMEbd
13 daysMerge pull request #77 from bdunahu/bdunahuSiddarth Suresh
Fix vector register display from accessing oobs, REM instr display
13 daysFix vector register display from accessing oobs, REM instr displaybd
14 daysMerge pull request #76 from bdunahu/bdunahuSiddarth Suresh
Fix bug with pipeline blockage, swap DRAM delay to 100
14 daysFix bug with pipeline blockage, swap DRAM delay to 100bd
14 daysMerge pull request #75 from bdunahu/dev-sid2bd
Fix register display issue
14 daysFix register display issueSiddarth-Suresh
14 daysMerge pull request #74 from bdunahu/bdunahuSiddarth Suresh
version bump + make cache generation more reasonable
2025-04-27version bumpbd
2025-04-27Make cache generation more reasonablebd
2025-04-28Merge pull request #69 from bdunahu/vector_extbd
Vector ext
2025-04-27Fix UI display to not be ridgedbd
2025-04-27Fix push/pop instructionbd
2025-04-27Bug fixesSiddarth-Suresh
2025-04-27Basic register displaybd
2025-04-27Merge remote-tracking branch 'origin/bdunahu' into vector_extbd
2025-04-27Add files for new RegisterView classbd
2025-04-27Merge remote-tracking branch 'origin/master' into vector_extbd
2025-04-27Adjust storage display sizebd
2025-04-27WB and MEM changes for vectorsSiddarth-Suresh
2025-04-27Make the storage display biggerbd
2025-04-27Make spinbox arrows invert colors when pressedbd
2025-04-27Make spinbox arrows visiblebd
2025-04-27Fix stylesbd
2025-04-27Use spinboxes to select cache levelsbd
2025-04-27Report status correctly when steps have finished runningbd
2025-04-27Merge pull request #68 from bdunahu/bdunahuSiddarth Suresh
[WIP] Pipeline cleanup and revisited GUI storage display
generated by cgit v1.2.3 (git 2.39.1) at 2025-05-12 14:54:55 +0000