summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2025-05-11Merge pull request #79 from bdunahu/bdunahuHEADmasterSiddarth Suresh
Replace LOADV, STOREV, with strided load (SRDL), strided store (SRDS), add vector rotate (ROTV)
2025-05-11Add ROTV instructionbd
2025-05-11Fix bug where vector registers were not cleared when length was 0bd
2025-05-11Stride load, stride storebd
2025-05-11Add I_VECT field type for SRDL, SRDS, with two vector reg 1 generalbd
2025-05-11Remove I_VECT field typesbd
2025-05-11Replaced STOREV with LOADVbd
2025-05-11Merge pull request #78 from bdunahu/bdunahuSiddarth Suresh
cleanup/fix existing vector extension
2025-05-10Fix bug where too many vector elements were written backbd
2025-05-10Fix off-by-one in CEV equalbd
2025-05-10Fix overflow/underflow conditions in vector opsbd
2025-05-10Separate ex advance into methods handling different field typesbd
2025-05-10Rename load/store vector to i_vectorbd
2025-05-10Add type field to InstrDTO, required for next refactorbd
2025-05-10Fix issue where decode would overwrite raw bits while in usebd
2025-05-10Further small simplificationsbd
2025-05-10Combine read_vec_guard and read_guard using templatesbd
2025-05-10Fix tests to use correct register indexes with vector additionbd
2025-05-10Fix other instances of the same bugbd
2025-05-10Fix new bug where s3 was not assigned with r typebd
2025-05-08Use templates rather than two write guard methodsbd
2025-05-08Move is_logical_type and is_vector_type to instr.hbd
2025-04-30Merge remote-tracking branch 'origin/master' into bdunahubd
2025-04-30Add screenshot of RISC V[ECTOR] to the READMEbd
2025-04-29Merge pull request #77 from bdunahu/bdunahuSiddarth Suresh
Fix vector register display from accessing oobs, REM instr display
2025-04-29Fix vector register display from accessing oobs, REM instr displaybd
2025-04-28Merge pull request #76 from bdunahu/bdunahuSiddarth Suresh
Fix bug with pipeline blockage, swap DRAM delay to 100
2025-04-28Fix bug with pipeline blockage, swap DRAM delay to 100bd
2025-04-28Merge pull request #75 from bdunahu/dev-sid2bd
Fix register display issue
2025-04-28Fix register display issueSiddarth-Suresh
2025-04-28Merge pull request #74 from bdunahu/bdunahuSiddarth Suresh
version bump + make cache generation more reasonable
2025-04-27version bumpbd
2025-04-27Make cache generation more reasonablebd
2025-04-28Merge pull request #69 from bdunahu/vector_extbd
Vector ext
2025-04-27Fix UI display to not be ridgedbd
2025-04-27Fix push/pop instructionbd
2025-04-27Bug fixesSiddarth-Suresh
2025-04-27Basic register displaybd
2025-04-27Merge remote-tracking branch 'origin/bdunahu' into vector_extbd
2025-04-27Add files for new RegisterView classbd
2025-04-27Merge remote-tracking branch 'origin/master' into vector_extbd
2025-04-27Adjust storage display sizebd
2025-04-27WB and MEM changes for vectorsSiddarth-Suresh
2025-04-27Make the storage display biggerbd
2025-04-27Make spinbox arrows invert colors when pressedbd
2025-04-27Make spinbox arrows visiblebd
2025-04-27Fix stylesbd
2025-04-27Use spinboxes to select cache levelsbd
2025-04-27Report status correctly when steps have finished runningbd
2025-04-27Merge pull request #68 from bdunahu/bdunahuSiddarth Suresh
[WIP] Pipeline cleanup and revisited GUI storage display