summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
30 hoursMerge pull request #79 from bdunahu/bdunahuHEADmasterSiddarth Suresh
Replace LOADV, STOREV, with strided load (SRDL), strided store (SRDS), add vector rotate (ROTV)
31 hoursAdd ROTV instructionbd
31 hoursFix bug where vector registers were not cleared when length was 0bd
34 hoursStride load, stride storebd
40 hoursAdd I_VECT field type for SRDL, SRDS, with two vector reg 1 generalbd
41 hoursRemove I_VECT field typesbd
41 hoursReplaced STOREV with LOADVbd
42 hoursMerge pull request #78 from bdunahu/bdunahuSiddarth Suresh
cleanup/fix existing vector extension
2 daysFix bug where too many vector elements were written backbd
2 daysFix off-by-one in CEV equalbd
2 daysFix overflow/underflow conditions in vector opsbd
2 daysSeparate ex advance into methods handling different field typesbd
2 daysRename load/store vector to i_vectorbd
2 daysAdd type field to InstrDTO, required for next refactorbd
3 daysFix issue where decode would overwrite raw bits while in usebd
3 daysFurther small simplificationsbd
3 daysCombine read_vec_guard and read_guard using templatesbd
3 daysFix tests to use correct register indexes with vector additionbd
3 daysFix other instances of the same bugbd
3 daysFix new bug where s3 was not assigned with r typebd
4 daysUse templates rather than two write guard methodsbd
4 daysMove is_logical_type and is_vector_type to instr.hbd
13 daysMerge remote-tracking branch 'origin/master' into bdunahubd
13 daysAdd screenshot of RISC V[ECTOR] to the READMEbd
13 daysMerge pull request #77 from bdunahu/bdunahuSiddarth Suresh
Fix vector register display from accessing oobs, REM instr display
14 daysFix vector register display from accessing oobs, REM instr displaybd
2025-04-28Merge pull request #76 from bdunahu/bdunahuSiddarth Suresh
Fix bug with pipeline blockage, swap DRAM delay to 100
2025-04-28Fix bug with pipeline blockage, swap DRAM delay to 100bd
2025-04-28Merge pull request #75 from bdunahu/dev-sid2bd
Fix register display issue
2025-04-28Fix register display issueSiddarth-Suresh
2025-04-28Merge pull request #74 from bdunahu/bdunahuSiddarth Suresh
version bump + make cache generation more reasonable
2025-04-27version bumpbd
2025-04-27Make cache generation more reasonablebd
2025-04-28Merge pull request #69 from bdunahu/vector_extbd
Vector ext
2025-04-27Fix UI display to not be ridgedbd
2025-04-27Fix push/pop instructionbd
2025-04-27Bug fixesSiddarth-Suresh
2025-04-27Basic register displaybd
2025-04-27Merge remote-tracking branch 'origin/bdunahu' into vector_extbd
2025-04-27Add files for new RegisterView classbd
2025-04-27Merge remote-tracking branch 'origin/master' into vector_extbd
2025-04-27Adjust storage display sizebd
2025-04-27WB and MEM changes for vectorsSiddarth-Suresh
2025-04-27Make the storage display biggerbd
2025-04-27Make spinbox arrows invert colors when pressedbd
2025-04-27Make spinbox arrows visiblebd
2025-04-27Fix stylesbd
2025-04-27Use spinboxes to select cache levelsbd
2025-04-27Report status correctly when steps have finished runningbd
2025-04-27Merge pull request #68 from bdunahu/bdunahuSiddarth Suresh
[WIP] Pipeline cleanup and revisited GUI storage display
generated by cgit v1.2.3 (git 2.39.1) at 2025-05-13 09:22:06 +0000