blob: aa61af690d44f8a262988ea60c7a29c2969cd34c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
# rva
This is an assembler for a custom ISA nicknamed "RISC V[ECTOR]". It takes in an assembly program syntactically similar to MIPS (see input) and outputs a list of binary numbers corresponding to the instructions. The output is compatible with the [RISC V[ECTOR]](https://github.com/bdunahu/RISC-V-ECTOR-) simulator.
## Dependencies
A common-lisp implementation (SBCL) and the following libraries are required to compile:
- SBCL (tested with v2.5.2)
- ASDF (tested with v3.3.7)
- fiveam (tested with v3.3.7)
- clingon (tested with v0.5.0-1.f2a730f)
- trivia (tested with v0.1-0.8b406c3)
## To run
Run `make` to produce a binary file in `/bin/`. To run the unit tests, run `make test`. See the make file for further options.
# About
Created at the University of Massachusetts, Amherst
CS535 -- Computer Architecture and ISA Design
|
