| Age | Commit message (Collapse) | Author |
|---|
|
[WIP] Memory Rewrite
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
First part of storage rework (see description)
|
|
- Removed response enum.
- Removed messy ostream override, and cli.cc test class
- Removed accessor enum, and instead used unique pointer to identify accessor.
- Simplified storage by removing is_waiting variables.
- Rewrote DRAM and Cache to use Storage constructor.
|
|
|
|
|
|
|
|
|
|
Add mock stage, proper decode tests
changes look good
|
|
|
|
|
|
Instr, InstrDTO gets/sets, other structures required for decode
-- tests as we move forward
-- base classes
-- decode stage implemented
|
|
|
|
|
|
|
|
|
|
|
|
Add fetch stage implementation, tests, program loading, DTO object
Base classes plus base tests for Instruction Fetch stage with a default program
|
|
|
|
Initial GUI Commit
|
|
|
|
|
|
|
|
Add controller.h, implementation and tests.
|
|
Remove manual clock advancing / resolution from storage devices
|
|
|
|
|
|
Small cleanups to up a lot of implementation details
|
|
|
|
Rewrite current cache.cc tests, add test-helper function to dram
|
|
|
|
|
|
|
|
Make memory simulator an optional command, switch to test fixtures
Changes look good
|
|
|
|
|
|
|
|
|
|
|
|
clarify macro names, implement load in CLI, fix many display issues
|
|
|
|
|
|
|
