index
:
RISC-VECTOR.git
master
A simulator for the custom RISC-V[ECTOR] ISA written in C++
bd
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
sim
Age
Commit message (
Collapse
)
Author
2025-04-22
Remove the accessor object
bd
2025-04-22
Properly set condition codes for all operations sub SHIFTs
bd
2025-04-21
add RET instruction
bd
2025-04-21
Merge remote-tracking branch 'origin/master' into gui-next
bd
2025-04-21
Add licensing information
bd
2025-04-18
Display squashed, swap text entry to labels in stage view
bd
2025-04-18
Keep track of squashed instructions in DTO object
bd
2025-04-17
Add option to turn off pipeline
bd
2025-04-17
Fix the tests which could be fixed, delete others
bd
2025-04-17
HALT instruction... but it voids future stages' instructions
bd
2025-04-17
Functioning PUSH/POP
bd
2025-04-17
The pipeline says some things and there are numbers
bd
2025-04-17
Swap the source and destination registers for LOAD, final fix
bd
2025-04-17
Swap the source and destination registers for LOAD, final fix
bd
2025-04-17
Keep track of checked out in DTO to simplify wb cond logic (bug)
bd
2025-04-16
Fix instruction opcode numbering issue, use assembler's output
bd
2025-04-16
Fix a bug related to parsing immediates in decode
bd
2025-04-16
Partial fixes for changes in DRAM/Cache, including uncovered bug
bd
2025-04-15
Added pipeline to GUI
Siddarth-Suresh
2025-04-12
Delete some more storage-only files
bd
2025-04-11
Move storage to a separate git repository.
bd
2025-04-01
Fix bug with decode pushing checked_out when delayed with RAW
bd
2025-04-01
Merge remote-tracking branch 'origin/master' into bdunahu
bd
2025-04-01
Finish adding initial tests for full pipeline
bd
2025-04-01
GUI and controller on separate threads
Siddarth-Suresh
2025-04-01
Lots of fixes and tests
bd
2025-04-01
Fix a lot of pipeline bugs
bd
2025-04-01
Ensure all stages only do work if they are not 'OK'
bd
2025-03-31
Merge remote-tracking branch 'origin/dev-sid' into bdunahu
bd
2025-03-31
Partial commit before merge
bd
2025-03-31
CR Comments
Siddarth-Suresh
2025-03-31
MEM WB stage
Siddarth-Suresh
2025-03-30
Sanity check for pipeline up to exe
bd
2025-03-30
Ensure type-I instruction could use S3 as displacement
bd
2025-03-30
Implementation and tests for J types
bd
2025-03-30
All I-type instructions
bd
2025-03-30
Add tests for EX
bd
2025-03-30
Free everything I allocated :)
bd
2025-03-30
Add mock stage, proper decode tests
bd
2025-03-30
untested ALU type R operations
bd
2025-03-30
Setting condition code register, overflow guard
bd
2025-03-30
Minor simplification to API between pipeline components
bd
2025-03-29
Quick fix to fix compile-error
bd
2025-03-29
Fix typo which allowed FETCH output to go to EXECUTE
bd
2025-03-29
Add advance logic for decode
bd
2025-03-29
Add tests for read/write guards
bd
2025-03-29
Add proper read and write guard methods, clean up id test file
bd
2025-03-29
Fetch stage properly holds objects until parent is ready
bd
2025-03-29
Add parameter to Stage::advance so status can transfer down the pipe
bd
2025-03-29
Add implementation functions for checking out a register.
bd
[next]