| Age | Commit message (Collapse) | Author |
|---|
|
|
|
Add controller.h, implementation and tests.
|
|
Remove manual clock advancing / resolution from storage devices
|
|
|
|
|
|
Small cleanups to up a lot of implementation details
|
|
|
|
Rewrite current cache.cc tests, add test-helper function to dram
|
|
|
|
|
|
|
|
Make memory simulator an optional command, switch to test fixtures
Changes look good
|
|
|
|
|
|
|
|
|
|
|
|
clarify macro names, implement load in CLI, fix many display issues
|
|
|
|
|
|
|
|
|
|
|
|
|
|
support for read word, write line in all levels of storage, cache load, dirty cache eviction, memory address wrapping
|
|
|
|
|
|
write only has to wait until eviction and does not care about line replacement in cache from memory
|
|
|
|
|
|
|
|
|
|
cache load
|
|
multilevel cache implementation)
|
|
Memory simulator CLI function implementation
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
cache store, handle load requests to memory, write allocate policy
-- changes look good
|
|
|
|
|
|
|
|
|
